

FIG. 1





FIG. 2

**FIG. 3**






FIG. 4

**FIG. 5**

FIG. 6

500 ↘

514 516 518

MEMORY MAP [GET ACCESSES] LITTLE-ENDIAN SPLIT DEBUG

502 ▲ MEMMAP 0xffff_ffff:0x0000_0000:
 - UART 0x00b10_0000:0x00b00_0000:
 - UART_RX_BUFFER_REG 0x00b00_0000:0x00b00_0000:
 - UART_INTERRUPT_EN_REG 0x00b00_0004:0x00b00_0000:
 - UART_INTERRUPT_ID_REG 0x00b00_0008:0x00b00_0000:
 - UART_LINE_CTRL_REG 0x00b00_000c:0x00b00_000c:
 - UART_MODEM_CTRL_REG 0x00b00_0010:0x00b00_0010

504 ▲ ACCESS LIST [GET INSTRUCTION]

CLK	CYCLE	TYPE	ADDRESS	DATA	BYTE-EN	REG
30723		RD	0x00b0000000	0x00-----	1000	0x00
102254		W	0x00b0000000	0x0c-----	1000	0x0c
106731		RD	0x00b0000000	0x00-----	1000	0x00
112070		W	0x00b0000000	0xa5-----	1000	0xa5
130707		RD	0x00b0000000	0xa5-----	1000	0xa5
155462		W	0x00b0000000	0x06-----	1000	0x06
130707		RD	0x00b0000000	0x06-----	1000	0x06
159899		W	0x00b0000000	0xa5-----	1000	0xa5
165238		RD	0x00b0000000	0xa5-----	1000	0xa5
175563		W	0x00b0000000	0xa5-----	1000	0xa5
200298		RD	0x00b0000000	0x03-----	1000	0x03
204695		W	0x00b0000000	0xa5-----	1000	0xa5
210034		RD	0x00b0000000	0xa5-----	1000	0xa5
216363		W	0x00b0000000	0xa5-----	1000	0xa5

FILTER ACCESS W RD RI

FIG. 7

ACCESS LIST GET INSTRUCTION

	CLK	CYCLE	TYPE	ADDRESS	DATA	BYTE-EN	REG
504	102254	W		0x00b0000000	0x0c-----	1000	0x0c
	112070	W		0x00b0000000	0xa5-----	1000	0xa5
	155462	W		0x00b0000000	0x06-----	1000	0x06
	165238	W		0x00b0000000	0xa5-----	1000	0xa5
	200298	W		0x00b0000000	0x03-----	1000	0x03
	210034	W		0x00b0000000	0xa5-----	1000	0xa5
	241578	W		0x00b0000000	0x02-----	1000	0x02
	251314	W		0x00b0000000	0xa5-----	1000	0xa5
	282778	W		0x00b0000000	0x01-----	1000	0x01
	292514	W		0x00b0000000	0xa5-----	1000	0xa5
	308270	W		0x00b0000000	0xa5-----	1000	0xa5
	324406	W		0x00b0000000	0xc5-----	1000	0xc5
	327804	W		0x00b0000000	0xca-----	1000	0xca
	328972	W		0x00b0000000	0xdb-----	1000	0xdb
	331080	W		0x00b0000000	0xec-----	1000	0xec
	333188	W		0x00b0000000	0xfd-----	1000	0xec

FILTER ACCESS W RD RI

500 520

504

522 524 526

FIG. 8

ACCESS LIST GET INSTRUCTION


CLK	CYCLE	TYPE	ADDRESS	DATA	BYTE-EN	REG
102254	W		0x00b000000	0x0c-----	1000	0x0c
112070	W		0x00b000000	0xa5-----	1000	0xa5
155462	W		0x00b000000	0x06-----	1000	0x06
165238	W		0x00b000000	0xa5-----	1000	0xa5
200298	W		0x00b000000	0x03-----	1000	0x03
210034	W		0x00b000000	0xa5-----	1000	0xa5
241578	W		0x00b000000	0x02-----	1000	0x02
251314	W		0x00b000000	0xa5-----	1000	0xa5
282778	W		0x00b000000	0x01-----	1000	0x01
292514	W		0x00b000000	0xa5-----	1000	0xa5
308270	W		0x00b000000	0xa5-----	1000	0xa5
324406	W		0x00b000000	0xc5-----	1000	0xc5
327804	W		0x00b000000	0xca-----	1000	0xca
328972	W		0x00b000000	0xdb-----	1000	0xdb
331080	W		0x00b000000	0xec-----	1000	0xec
333188	W		0x00b000000	0xfd-----	1000	0xec

FILTER ACCESS W RD RI

500 520 504 528 522 524 526

FIG. 9

500

FIG. 10